## Servicing Data

for
COMPUTER BOARDS 470 (Floppy), 505 Rev . A, 510 Rev. C, 520 Rev. B, 520 Rev. C, 525, 527, 535, 550, 555, 590, 592, 594
as used in

## Challenger II and III Series

Modele
CR-DEM
C3-ロEM
C3-A
C3-日
C3-들
C3-51


## TABLE OF CONTENTS

Block Diagrams
470 (Floppy) Board
Page ..... 31,32
505 Rev. A Board ..... 41,42
510 Rev. C Board ..... 56,57,58
520 Rev. B Board ..... 81
520 Rev. C Board ..... 81
525 Board ..... 91
527 Board ..... 105
535 Board ..... 106
550 Board ..... 108
555 Board ..... 150
590 Board ..... 155,156
592 Board ..... 165
594 Board ..... 173
General Servicing/Safety Precautions ..... 1
Legends
470 (Floppy) Board ..... 177
505 Rev. A Board ..... 177,178
510 Rev. C Board ..... 178,179
520 Rev. B Board ..... 179
520 Rev. C Board ..... 179
525 Board ..... 179
527 Board ..... 179,180
535 Board ..... 180
550 Board ..... 180
555 Board ..... 180,181
590 Board ..... 181,182
592 Board 82, Rear Cover
594 Board ..... Rear Cover
Memory Maps ..... 28,29
Model Description ..... 2,3,4,5
Parts List ..... 6 thru 27
Photos
470 (Floppy) Board ..... 33,34
505 Rev. A Board ..... $.43,44,45,46$
510 Rev. C Board ..... 59,60,61,62
520 Rev. B Board ..... 74 .75
520 Rev. C Board ..... 83,84,89,90
525 Board ..... 92
527 Board ..... 98,99
535 Board ..... 109 thru 112
550 Board ..... 119 thru 122
555 Board ..... 135 thru 138
590 Board ..... 151 thru 154
592 Board ..... 167,168
594 Board ..... 175

Bunch of pages missing from here to Page 147



|  | 6850P |  |  |
| :---: | :---: | :---: | :---: |
| 1 | GND | $\overline{\text { CTS }}$ | 24 |
| 2 | RXD | $\overline{\text { DCD }}$ | 23 |
| 3 | CRX | D0 | 22 |
| 4 | GTX | D1 | 21 |
| 5 | $\overline{\mathrm{RTS}}$ | D2 | 20 |
| 6 | TXD | D3 | 19 |
| 7 | $\overline{\text { IRQ }}$ | D4 | 18 |
| 8 | CSO | D5 | 17 |
| 9 | $\overline{\mathrm{CS2}}$ | D6 | 16 |
| 10 | CS1 | D7 | 15 |
| 11 | RS | E | 14 |
| 12 | $\mathrm{V}_{\mathrm{cc}}$ | R/W | 13 |

U2A,U2B,U2C,U2D,U3C


U4A


U1F


U1G,U2G



U5B,U7A

U3D,U3E,U3F,U3G
U3H,U3I,U3J,U3K
U4C,U4D,U4E,U4F
U4G, U4H, U41,U4

DM7404N


U5C,U5D,U5H,U6A

F7417PC


6850P

$$
\begin{aligned}
& \text { U2A,U2B,U2C,U2D,U3C }
\end{aligned}
$$



U1F


U1G,U2G


55B,U7A


U3D,U3E,U3F,U3G
U3H, U31,U31,U3K
U4G, U4H,U4i,U4




[^0]



590 BOARD PINOUTS (CONTINUED)


UB5



UC3




UClO

SN74165


UC1


UC7,UC8,UD4,UD5 UD10.UF4


UD1

590 BOARD PINOUTS (CONTINUED)


UD2,UC2


UD3


UDS

UE1



UD7,UD8



UF10

$$
\underbrace{E B C}_{Q 1}
$$



UF9








## 594 BOARD PINOUTS





| A0,A1,A2 . . . . . . . . . . . . . . . . . . . Address | TX CLK . . . . . . . . . . . . . . . Transmit Clock |
| :---: | :---: |
| A4,A5 . . . . . . . . . . . . . . . . . . . . . . Address | VMA . . . . . . . . . . . Valid Memory Address |
| A8-A15 . . . . . . . . . . . . . . . . . . . . . Address | WAIT . . . . . . . . . . . . . . . . . . . . . . . . . . . Wait |
| ACS . . . . . . . . . . . . . . . . ACIA Chip Select | WRITE DATA . . . . . . . . . . . . . . . Write Data |
| BE. . . . . . . . . . . . . . . . . . . . Board Enable | WRITE ENABLE ............. Write Enable |
| CA1,CA2 . . . . . . . . Peripheral A Interrupt | WRITE PROTECT . . . . . . . . . . . Write Protect |
| Input-Control Line | \$2.VMA . . . . . . . . . . . . . Phase Two Valid |
| CB1,CB2 . . . . . . . . . . Peripheral B Interrupt Input-Control Line | Memory Address |
| CLR ................................. Clear |  |
| DD. . . . . . . . . . . . . . . . . . . . . Data Direction | LEGEND FOR 505 REV. A |
| D0-D7 . . . . . . . . . . . . . . . . . . . . . . . . . Data | BOARD SCHEMATIC |
| DRIVE SELECT . . . . . . . . . . . . . Drive Select |  |
| ERASE ENABLE . . . . . . . . . . . . Erase Enable | A0-A15 . . . . . . . . . . . . . . . . . . . . . Address |
| FAULT . . . . . . . . . . . . . . . . . . . . . . . . Fault | BE. . . . . . . . . . . . . . . . . . . . . Board Enable |
| FAULT RESET . . . . . . . . . . . . . . Fault Reset | BRG . . . . . . . . . . . . . Baud Rate Generator |
| HEAD LOAD . . . . . . . . . . . . . . . . . Head Load | CA1 . . . . . . . . . . . . . . . . . . . . . . Control A1 |
| INDEX . . . . . . . . . . . . . . . . . . . . . . . . . Index | CA2 . . . . . . . . . . . . . . . . . . . . . . Control A2 |
| IRQ . . . . . . . . . . . . . . . . Interrupt Request | CB1 . . . . . . . . . . . . . . . . . . . . . . Control B1 |
| IR/W . . . . . . . . . . . . . . Internal Read/Write | CB2 . . . . . . . . . . . . . . . . . . . . . . Control B2 |
| 1ф2-VMA . . . . . Internal Phase Two.Valid | CLR ................................. . Clear |
| Memory Address | CNT ................................ Count |
| LOW CURRENT . . . . . . . . . . . . . Low Current |  |
| PB0-PB7 . . . . . . . . . . . . . . . . . . . . . . Port B |  |
| READY DRIVE 1 . . . . . . . . Ready Drive One |  |
| READY DRIVE 2 . . . . . . . . Ready Drive Two | $\mathrm{CS}_{\mathrm{FL}} \ldots . . . . . . . .$. Chip Select Floppy Disk |
| R/W ........................ . . Read/Write | CS $_{\text {s }}$. . . . . . . . . . . . . . . . Chip Select Serial |
| SECTOR . . . . . . . . . . . . . . . . . . . . . . . Sector | D0-D7 . . . . . . . . . . . . . . . . . . . . . . . . . Data |
|  | DD. . . . . . . . . . . . . . . . . . . . . . Data Direct |
| (Single-Sided Floppy Interface) | ERASE ENABLE . . . . . . . . . . . Erase Enable |
| SELECT DRIVE 2. . . . . . . . Select Drive Two | FAULT . . . . . . . . . . . . . . . . . . . . . . . . Fault |
| (Single-Sided Floppy Interface) | FAULT RESET . . . . . . . . . . . . . . Fault Reset |
| SEPARATED CLOCK . . . . . Separated Clock | HEAD LOAD . . . . . . . . . . . . . . . . . Head Load |
| SEPARATED DATA . . . . . . . . Separated Data | INDEX . . . . . . . . . . . . . . . . . . . . . . . . Index |
| SIDE SELECT . . . . . . . . . . . . . . Side Select | IRQ . . . . . . . . . . . . . . . . . Interrupt Request |
| (Dual-Sided Floppy Interface) | IR/W . . . . . . . . . . . . . . Internal Read/Write |
| STEP . . . . . . . . . . . . . . . . . . . . . . . . . . . Step | 1ゆ2•VMA . . . . . Internal Phase Two - Valid |
| STEP IN ............................ . Step In | Memory Address |
| TRACK 00. . . . . . . . . . . . . . . . . . . Track Zero | LOW CURRENT . . . . . . . . . . . . . Low Current |
| Any Bar above any alphabetical or numer | ation indicates line active in a low (0) state. |

## LEGEND FOR 470 (FLOPPY) BOARD SCHEMATIC

470 BOARD (CONTINUED)

505 BOARD (CONTINUED)

## 510 BOARD (CONTINUED)

| N | Non-Maskable Interrupt | DD | Data Direct |
| :---: | :---: | :---: | :---: |
| PAO-PA7 | Port A | F7XX | Address F7XX ${ }_{16}$ |
| PB0-PB7 | Port B | FCXX | Address FCXX ${ }_{16}$ |
| READY DRIVE 1 | . Ready Drive One | FDXX | Address FDXX ${ }_{16}$ |
| READY DRIVE 2 | Ready Drive Two | FEXX | Address FEXX ${ }_{16}$ |
| RES | Reset | FFXX ${ }_{\text {A }}$ | Address FFXX(6502) |
| R/W | Read/Write | FFXX ${ }_{\text {B }}$ | . Address FFXX(6800) |
| SECTOR | . Sector | HSCK1 | High Speed Clock One |
| SELECT DRIVE | Select Drive One | HIS | High Speed |
| SELECT DRIVE 2. | Select Drive Two | IDO-ID7 | Internal Data |
| SEP DATA | Separated Data | IDD | Internal Data Direct |
| SEP CLOCK | Separated Clock | IIRQ | Internal Interrupt Request |
| STEP | Step | INMI ... In | nal Non-maskable Interrupt |
| STEP IN | Step In | IRQ | . Interrupt Request |
| TRACK 00 | Track Zero | IR/W | Internal Read/Write |
| TX CLK | Transmit Clock | 102•VMA | Internal Phase Two Valid |
| VMA | Valid Memory Address |  | Memory Address |
| WRITE DATA | Write Data | MA8-MA10 | Memory Address |
| WRITE ENABLE | Write Enable | MREO $_{\text {c }}$ | Memory Request |
| WRITE PROTECT | Write Protect | NMI. | Non-maskable Interrupt |
| 00 | . Phase Zero | P1-P22 | Port |
| 02 | . Phase Two | $\mathrm{PC}_{\mathrm{H} 1}$ | Processor Select High |
| Ø2.VMA | Phase Two Valid | PC ${ }_{\text {L0 }}$ | Processor Select Low |
|  | Memory Address | PIA RESET | . Peripheral Interface |
|  |  |  | Adapter Reset |
|  |  | PS | Processor Select |
| LEGEND | FOR 510 REV. C | PS ${ }_{\text {A }}$ | 6502 Select |
|  | SD SCHEMATIC | $\mathrm{PS}_{B}$ | 6800 Select |
|  |  | $\mathrm{PS}_{\text {c }}$ | . Z -80 Select |
| A0-A19 | Address | RAMCE | Random Access Memory |
| Bø2 | Buffer Phase Two |  | Chip Enable |
| $B E_{A} \ldots \ldots . .{ }^{\text {a }}$ | Enable (Processor 6502) | RD | Z80 Read |
| $\mathrm{BE}_{\mathrm{B}} \ldots \ldots . . . \mathrm{Bu}$ | Enable (Processor 6800) | RDY | Ready |
| CLK | . Clock | $\mathrm{RE}_{\mathrm{A}}$ | Read Enable(6502) |
| CS1 ${ }_{\text {A }}$ | . . 6502 Rom Chip Select | $\mathrm{RE}_{\mathrm{B}}$ | Read Enable(6800) |
| CS1 ${ }_{\text {B }}$ | . . 6800 Rom Chip Select | RES | Reset |
| $\mathrm{CS2}_{\mathrm{A}}$ | . 6502 Rom Chip Select | RFSH ${ }_{c}$ | Refresh |
| CS2 ${ }_{\text {B }}$ | . 6800 Rom Chip Select | RS | Ram Select |
| D0-D7 | Data | R/W | Read/Write |
| Any $\overline{\mathrm{Bar}}$ above any alphabetical or numerical combination indicates line active in a low (0) state. |  |  |  |



## 527 BOARD (CONTINUED)

550 BOARD
(CONTINUED)

LEGEND FOR 550 BOARD SCHEMATIC
A0 Address ZeroA1-A4

A8-A19 ....................... Internal Data
BE................................ Bus Enable
BRG ............... . . Baud Rate Generator
CS1-CS16 ...................... Chip Select
D0-D7 ............................................
DD. .........................................
DE .............................. Data Enable
IAO . .................Internal Address Zero
IDO-ID7 ........................ Internal Data
IRQ . . . . . . . . . . . . . . . . . Interrupt Request
IR/W . . . . . . . . . . . . . . Internal Read/Write
I 12 -VMA . . . . . Internal Phase Two -Valid Memory Address
R/W Read/Write
SPR-I Spare In
SPR-0 ........................... . . Spare Out
WAIT Wait
Ø2-VMA...................Phase Two-Valid Memory Address

## LEGEND FOR 555 BOARD SCHEMATIC

A0-A15

Address

ACK Acknowledge
ACSO-ACS3 ACIA Chip Select
ACS15 ACIA Chip Select
BUSY Busy
CARRIAGE READY . . . . . . . . Carriage Ready
CARRIAGE STROBE ........Carriage Strobe
CEO-CE7 . . . . . . . . . . . . . . . . . . Chip Enable
CHECK . . . . . . . . . . . . . . . . . . . . . . . . Check
DATA 1-DATA 8
Data Lines
(Centronics Interface)
D0-D7 ..............................................
DD............................. . Data Direct
DL1-DL12 . . . . . . Data Line (NEC Interface)
FAULT Fault
F4XX
Address $\mathrm{F}_{\mathrm{XXX}}^{16}$

Any $\overline{\mathrm{Bar}}$ above any alphabetical or numerical combination indicates line active in a low (0) state.

| F5XX | Address F5XX ${ }_{16}$ | A0-A15 | Address |
| :---: | :---: | :---: | :---: |
| IAO-IA9 | Internal Address | B CYCLE | Byte Cycle |
| IDO-ID7 | . Internal Data | BD0-BD7 | . Bus Data |
| IIRQ | Internal Interrupt Request | BLD | Byte Load |
| IRQ | . . . Interrupt Request | CBD | Computer Bus Direction |
| IR/W | . Internal Read/Write | CBE | . . . Computer Bus Enable |
| ID2-VMA | . Internal Phase Two Valid | CHLD | Character Load |
|  | Memory Address | CL ADD | Clear Address |
| PAPER | Paper | CNT | Count |
| P.F. READY | Paper Feed Ready | DC LOAD | Disk Control Load |
| P.F.STROBE | . Paper Feed Strobe | DD | Data Direction |
| PORT 0 CLOCK | Port 0 Clock | D0-D7 | Data |
| PORT 0 IN | Port 0 In | DD0-DD7 | Disk Data |
| PORT 0 OUT | Port 0 Out | D HADDL | Disk Head Address Load |
| PORT 1 CLOCK | Port 1 Clock | D INDEX | Disk Index |
| PORT 1 IN | Port 1 In | DI STATUS | Disk Input Status |
| PORT 1 OUT | Port 1 Out | DLY...... | . ........... . Delay |
| PORT 2 CLOCK | Port 2 Clock | DMA DONE. | Direct Memory Access Done |
| PORT 2 IN | Port 2 In | DMA DONE 1. | . . . . Direct Memory Access |
| PORT 2 OUT | Port 2 Out |  | Done One |
| PORT 3 CLOCK | Port 3 Clock | DMA DONE 2. | . . Direct Memory Access |
| PORT 3 IN | Port 3 In |  | Done Two |
| PORT 3 OUT | Port 3 Out | DMA RL | . . . Direct Memory Access |
| PORT 15 CLOCK | Port 15 Clock |  | Register Load |
| PORT 15 IN | .Port 15 In | DMA SR | Direct Memory Access |
| PORT 15 OUT | Port 15 Out |  | Status Register |
| PRIME | . Prime | D READ CK | Disk Read Clock |
| PRINTER READY | . . Printer Ready | D READ DATA | Disk Read Data |
| P.W. READY | . Print Wheel Ready | D READ EN | Disk Read Enable |
| P.W. STROBE | . Print Wheel Strobe | D SCK | Disk Servo Clock |
| RESTORE | .Restore | D WRITE CK | Disk Write Clock |
| R/W | .Read/Write | D WRITE DATA | Disk Write Data |
| SELECT | Select | D WRITE EN | Disk Write Enable |
| STROBE | Strobe | EL1 | End Load One |
| WAIT | Wait | EL2 | . End Load Two |
| Ø2•VMA | Phase Two Valid | END | End |
|  | Memory Address | G2 | . . Gate Two |

Any $\overline{\operatorname{Bar}}$ above any alphabetical or numerical combination indicates line active in a low (0) state.

| INDEX | Index |
| :---: | :---: |
| IR/W | Internal Read/Write |
| I STATUS | Input Status |
| MDO-MD7 | Memory Data |
| MAO-MA15 | Memory Address |
| MDD | Memory Data Direction |
| MDIO-MDI7 | Memory Data In |
| MDOO-MDO7 | Memory Data Out |
| MPC | Memory Process Clear |
| MPS | Memory Process Set |
| MR/W | Memory Read/Write |
| MR/W1 | Memory Read/Write One |
| ME | Memory Enable |
| MD2-VMA | Memory Phase Two-Valid |
|  | Memory Address |
| PD | Partial Decode |
| RD OFF | Read Offset |
| READ CK | Read Clock |
| read data | Read Data |
| RDM INC | Read Memory Increment |
| RCK | Read Clock |
| SCK | Servo Clock |
| SCK1 | Servo Clock One |
| SEEK STROBE | Seek Strobe |
| SL1 | Start Load One |
| SL2 | Start Load Two |
| START | Start |
| SaC | Sync QC |
| SYNC | Sync |
| WRITE DATA | Write Data |
| Wø2-vMA | Write Phase Two Valid Memory Address |
| $\mu \mathrm{P}$ POWER | Microprocessor Power |
| Q2 | ....Phase Two |
| @2.VMA | Phase Two-Valid |
|  | Memory Address |



Any $\overline{\mathrm{Bar}}$ above any alphabetical or numerical combination indicates line active in a low (0) state.

| PWR RST | Power Rese |
| :---: | :---: |
| RDCLK | Read Clock |
| RDDATA | Read Data |
| READ EN | Read Enable |
| READY | Ready |
| RESTORE. | Restore |
| SCK | Servo Clock |
| SEEK COMPLETE | Seek Complete |
| SEEK LATE | Seek Late |
| EEK STROBE | Seek Strobe |
| SEEK STROBE DLY | Seek Strobe Delayed |
| SEEK STROBE 1 | Seek Strobe One |
| STR EARLY | Strobe Early |
| STR LATE | Strobe Late |
| $\mu$ P POWER | Microprocessor Power |
| WRITE CLK | Write Clock |
| WRITE DATA | Write Data |
| WRITE EN | Write Enable |
| WRT ADD MK | ite Address Mark |
| 0 HEAD | Zero |

LEGEND FOR 594 BOARD SCHEMATIC

594 BOARD
(CONTINUED)
*- Circuitry not used in some versions.
--- Circuitry used in some versions.
※ Optional part. Value determined by application
$\stackrel{\perp}{\overline{=}}$ Ground
$\rangle$ Common tie point
$\pi+\pi$ Chassis

- Flame retardant resistor

Ө See parts list
Item numbers in rectangles appear in the alignment/adjustment instructions.
Supply voltage maintained as shown in input. Voltages measured with digital meter. Terminal indentification may not be found on unit. Resistors are $1 / 4 \mathrm{~W}$ or less, $5 \%$ unless noted. Value in ( ) used in some versions.


1333 S. Chillicothe Road Aurora, Ohio 44202


[^0]:    * located other side of board

